

# CC4504

## Hex Level Shifter for TTL to CMOS or CMOS to CMOS

The MC14504B is a hex non-inverting level shifter using CMOS technology. The level shifter will shift a TTL signal to CMOS logic levels for any CMOS supply voltage between 5 and 15 volts. A control input also allows interface from CMOS to CMOS at one logic level to another logic level: Either up or down level translating is accomplished by selection of power supply levels  $V_{DD}$  and  $V_{CC}$ . The  $V_{CC}$  level sets the input signal levels while  $V_{DD}$  selects the output voltage levels.

- UP Translates from a Low to a High Voltage or DOWN Translates from a High to a Low Voltage
- Input Threshold Can Be Shifted for TTL Compatibility
- No Sequencing Required on Power Supplies or Inputs for Power Up or Power Down
- 3 to 18 Vdc Operation for  $V_{DD}$  and  $V_{CC}$
- Diode Protected Inputs to  $V_{SS}$
- Capable of Driving Two Low-Power TTL Loads or One Low-Power Schottky TTL Load Over the Rated Temperature Range

### MAXIMUM RATINGS (Voltages Referenced to $V_{SS}$ ) (Note 2.)

Symbol	Parameter	Value	Unit
$V_{CC}$	DC Supply Voltage Range	-0.5 to +18.0	V
$V_{DD}$	DC Supply Voltage Range	-0.5 to +18.0	V
$V_{in}$	Input Voltage Range (DC or Transient)	-0.5 to +18.0	V
$V_{out}$	Output Voltage Range (DC or Transient)	-0.5 to $V_{DD} + 0.5$	V
$I_{in}, I_{out}$	Input or Output Current (DC or Transient) per Pin	$\pm 10$	mA
$P_D$	Power Dissipation, per Package (Note 3.)	500	mW
$T_A$	Ambient Temperature Range	-55 to +125	°C
$T_{stg}$	Storage Temperature Range	-65 to +150	°C
$T_L$	Lead Temperature (8-Second Soldering)	260	°C

2. Maximum Ratings are those values beyond which damage to the device may occur.

3. Temperature Derating:


Plastic "P and D/DW" Packages: - 7.0 mW/°C From 65°C To 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$ .


Unused inputs must always be tied to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{DD}$ ). Unused outputs must be left open.



上海双岭电子有限公司



PDIP-16




# CC4504

## PIN ASSIGNMENT

$V_{CC}$	1	16	$V_{DD}$
$A_{out}$	2	15	$F_{out}$
$A_{in}$	3	14	$F_{in}$
$B_{out}$	4	13	MODE
$B_{in}$	5	12	$E_{out}$
$C_{out}$	6	11	$E_{in}$
$C_{in}$	7	10	$D_{out}$
$V_{SS}$	8	9	$D_{in}$

## LOGIC DIAGRAM



Mode Select	Input Logic Levels	Output Logic Levels
1 ( $V_{CC}$ )	TTL	CMOS
0 ( $V_{SS}$ )	CMOS	CMOS

1/6 of package shown.

# CC4504

## ELECTRICAL CHARACTERISTICS (Voltages Referenced to $V_{SS}$ )

Characteristic	Symbol	$V_{CC}$ Vdc	$V_{DD}$ Vdc	-55°C		25°C			125°C		Unit
				Min	Max	Min	Typ (4.)	Max	Min	Max	
Output Voltage $V_{in} = 0\text{ V}$  $V_{in} = V_{CC}$	"0" Level $V_{OL}$	—	5.0	—	0.05	—	0	0.05	—	0.05	Vdc
		—	10	—	0.05	—	0	0.05	—	0.05	
		—	15	—	0.05	—	0	0.05	—	0.05	
	"1" Level $V_{OH}$	—	5.0	4.95	—	4.95	5.0	—	4.95	—	
		—	10	9.95	—	9.95	10	—	9.95	—	
		—	15	14.95	—	14.95	15	—	14.95	—	
Input Voltage "0" Level ( $V_{OL} = 1.0\text{ Vdc}$ ) TTL-CMOS ( $V_{OL} = 1.5\text{ Vdc}$ ) TTL-CMOS ( $V_{OL} = 1.0\text{ Vdc}$ ) CMOS-CMOS ( $V_{OL} = 1.5\text{ Vdc}$ ) CMOS-CMOS ( $V_{OL} = 1.5\text{ Vdc}$ ) CMOS-CMOS	$V_{IL}$	5.0	10	—	0.8	—	1.3	0.8	—	0.8	Vdc
		5.0	15	—	0.8	—	1.3	0.8	—	0.8	
		5.0	10	—	1.5	—	2.25	1.5	—	1.4	
		5.0	15	—	1.5	—	2.25	1.5	—	1.5	
		10	15	—	3.0	—	4.5	3.0	—	2.9	
		10	15	—	3.0	—	4.5	3.0	—	2.9	
Input Voltage "1" Level ( $V_{OH} = 9.0\text{ Vdc}$ ) TTL-CMOS ( $V_{OH} = 13.5\text{ Vdc}$ ) TTL-CMOS ( $V_{OH} = 9.0\text{ Vdc}$ ) CMOS-CMOS ( $V_{OH} = 13.5\text{ Vdc}$ ) CMOS-CMOS ( $V_{OH} = 13.5\text{ Vdc}$ ) CMOS-CMOS	$V_{IH}$	5.0	10	2.0	—	2.0	1.5	—	2.0	—	Vdc
		5.0	15	2.0	—	2.0	1.5	—	2.0	—	
		5.0	10	3.6	—	3.5	2.75	—	3.5	—	
		5.0	15	3.6	—	3.5	2.75	—	3.5	—	
		10	15	7.1	—	7.0	5.5	—	7.0	—	
		10	15	7.1	—	7.0	5.5	—	7.0	—	
Output Drive Current ( $V_{OH} = 2.5\text{ Vdc}$ ) ( $V_{OH} = 4.6\text{ Vdc}$ ) ( $V_{OH} = 9.5\text{ Vdc}$ ) ( $V_{OH} = 13.5\text{ Vdc}$ )  ( $V_{OL} = 0.4\text{ Vdc}$ ) ( $V_{OL} = 0.5\text{ Vdc}$ ) ( $V_{OL} = 1.5\text{ Vdc}$ )	Source $I_{OH}$	—	5.0	-3.0	—	-2.4	-4.2	—	-1.7	—	mAdc
		—	5.0	-0.64	—	-0.51	-0.88	—	-0.36	—	
		—	10	-1.6	—	-1.3	-2.25	—	-0.9	—	
		—	15	-4.2	—	-3.4	-8.8	—	-2.4	—	
	Sink $I_{OL}$	—	5.0	0.64	—	0.51	0.88	—	0.36	—	
		—	10	1.6	—	1.3	2.25	—	0.9	—	
—	15	4.2	—	3.4	8.8	—	2.4	—	—		
Input Current	$I_{in}$	—	15	—	$\pm 0.1$	—	$\pm 0.00001$	$\pm 0.1$	—	$\pm 1.0$	$\mu\text{Adc}$
Input Capacitance ( $V_{in} = 0$ )	$C_{in}$	—	—	—	—	—	5.0	7.5	—	—	pF
Quiescent Current (Per Package) CMOS-CMOS Mode	$I_{DD}$ or $I_{CC}$	—	5.0	—	0.05	—	0.0005	0.05	—	1.5	$\mu\text{Adc}$
		—	10	—	0.10	—	0.0010	0.10	—	3.0	
		—	15	—	0.20	—	0.0015	0.20	—	6.0	
Quiescent Current (Per Package) TTL-CMOS Mode	$I_{DD}$	5.0	5.0	—	0.5	—	0.0005	0.5	—	3.8	$\mu\text{Adc}$
		5.0	10	—	1.0	—	0.0010	1.0	—	7.5	
		5.0	15	—	2.0	—	0.0015	2.0	—	15	
Quiescent Current (Per Package) TTL-CMOS Mode	$I_{CC}$	5.0	5.0	—	5.0	—	2.5	5.0	—	6.0	mAdc
		5.0	10	—	5.0	—	2.5	5.0	—	6.0	
		5.0	15	—	5.0	—	2.5	5.0	—	6.0	

4. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

# CC4504

## SWITCHING CHARACTERISTICS ( $C_L = 50 \text{ pF}$ , $T_A = 25^\circ\text{C}$ )

Characteristic	Symbol	Shifting Mode	V <sub>CC</sub> Vdc	V <sub>DD</sub> Vdc	Limits			Unit
					Min	Typ <sup>(5)</sup>	Max	
Propagation Delay, High to Low	t <sub>PHL</sub>	TTL – CMOS V <sub>DD</sub> > V <sub>CC</sub>	5.0	10	—	140	280	ns
			5.0	15	—	140	280	
		CMOS – CMOS V <sub>DD</sub> > V <sub>CC</sub>	5.0	10	—	120	240	
			5.0	15	—	120	240	
			10	15	—	70	140	
		CMOS – CMOS V <sub>CC</sub> > V <sub>DD</sub>	10	5.0	—	185	370	
15	5.0		—	185	370			
15	10		—	175	350			
Propagation Delay, Low to High	t <sub>PLH</sub>	TTL – CMOS V <sub>DD</sub> > V <sub>CC</sub>	5.0	10	—	170	340	ns
			5.0	15	—	160	320	
		CMOS – CMOS V <sub>DD</sub> > V <sub>CC</sub>	5.0	10	—	170	340	
			5.0	15	—	170	340	
			10	15	—	100	200	
		CMOS – CMOS V <sub>CC</sub> > V <sub>DD</sub>	10	5.0	—	275	550	
15	5.0		—	275	550			
15	10		—	145	290			
Output Rise and Fall Time	t <sub>TLH</sub> , t <sub>TFL</sub>	ALL	—	5.0	—	100	200	ns
			—	10	—	50	100	
			—	15	—	40	80	

5. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.